A. Jutman, Nordic Test Forum, Tallinn, Nov 27, 2013

Board and SoC Test Instrumentation for *Ageing* and *No Failure Found*

Artur Jutman Testonica Lab




About Testonica Lab

ChipVORX (in cooperation with GOPEL) is:

- a library of ready-to-use *embedded virtual* instruments
- a technology for *automatic control* of embedded instruments using the standard 1149.1 JTAG port
- improves test coverage/quality/speed



- Testonica invented embedded virtual instrumentation
 - The only provider of this type of instrumentation (EU+US pat.)
 - Allows a fully automated "push-button" solution



Presentation Outline


- No Failure Found problem
- Embedded Instrumentation
- EU funded FP7 project BASTION
- Conclusions
- Extra: Ageing Failure Resilience with P1687

Presentation Outline

- No Failure Found problem
- Embedded Instrumentation
- EU funded FP7 project BASTION
- Conclusions
- Extra: Ageing Failure Resilience with P1687




Test Escapes and No Failure Found





No Failure Found – NFF


- NFF symptoms (product level)
 - System passes all tests at the production
 - System fails at the customer
 - Troubleshooting cannot repeat the failing condition



70% of all product returns characterized as NFF (US, 2008)


 an average family (in US) spends annually 65\$ on NFF investigations

Testability Problem: good old days



www.testonica.com

Testability Problem: today



NFF Cause – Dynamic Faults?

www.testonica.com

- Working Hypothesis
 - Conclusion: quality of the existing tests is insufficient
 - Main hypothesis: good test methodology for dynamic faults is missing

Test Method	Target Faults	Test Access	Diagnostics	Coverage
Structural	Mainly static faults	Scan test, JTAG, intrusive	Good	Good but mainly static
Functional	Dynamic	Functional code + external measureme nts	No (pass/fail only)	Unknown
Dream	Dynamic	Non- intrusive	Good	Good (static + dynamic)
9 A lutman No	ordic Test Forum, Tallir	n Nov 27 2013		FSTONCO

Existing Test Coverage Metrics

	Ρ	Presence	Good quality?
	С	Correctness	Defect free?
Structural (Devices)	0	Orientation	Within parametric tolerances?
(Devices)	L	Live BGA?	• How to test?
	Α	Alignment	
	S	Shorts	
Structural (Connections)	0	Opens	Some metrics are
(Connections)	Q	Quality	non-quantitative => the test effectiveness
Functional	F	Feature	is difficult to measure!
(Devices &	Α	At-Speed	
Connections)	Μ	Measurement	. 7


Good coverage of dynamic faults is missing?

Presentation Outline

- No Failure Found problem
- Embedded Instrumentation
- EU funded FP7 project BASTION
- Conclusions
- Extra: Ageing Failure Resilience with P1687




JTAG-controlled FPGA Instruments










www.testonica.com

Squeezing The Test Time

ww.testonica.com

Typical JTAG test batch run time breakdown



	ICT	Flying Probe	Bounda ry Scan	Processor- based Test	Func- tional Test	FPGA instrume nts
DUT access	Fixed nails	"Flying" nails	Scan cells	mP core	mP / FPGA	FPGA
Test implementa- tion cost	High	Medium	Low	High	High	Medium
Structural Fault Coverage	Analog/ Digital	Analog/ Digital	Digital	Digital	Uncount able	Digital
Dynamic Fault Coverage	No	No	No	High	Uncount able	High
Test automation	High	High	High	Low	Low	High
Test scalability	Limited	Limited	High	Medium	Low	Medium
Test compatibility	High	High	High	Low	Low	High
Test access	Low	Low	High	High	High	High
Invasiveness	High	High	Low	Low	Low	Low

Benefits of Embedded Instruments

Naturally integrated into the board design

- No hardware changes required / no additional DFT structures
- FPGA is typically connected to main system buses and is JTAG accessible
- Intended for PCB test beyond the FPGA itself
 - Unlike embedded into ASICs (e.g. BIST) which are used to test the IC itself
- Run as a part of system in operational mode
 - Instruments are capable for high-speed/at-speed/real-time test
 - Can natively support signaling protocol of target device

Extremely flexible due to reconfigurable nature of FPGAs

- Instruments are reconfigurable for meeting the requirements of particular PCB and test-case
- Reuse of IEEE1149.1 JTAG protocol
 - Compatible with existing test hardware (JTAG controllers)
 - Can be integrated with automatic Boundary Scan test flow
 - 16 A. Jutman, Nordic Test Forum, Tallinn, Nov 27, 2013

Embedded Synthetic Instruments

- Cover dynamic faults (at-speed test)
- Provide measurable quality (defect coverage)
- Good for diagnosis and troubleshooting
- Provide feedback for process tuning
- Non-intrusive
- Do not provide fit-for-function proof
- FPGA is needed on board

Embedded Synthetic Instrumentation improves the test quality





Defect Coverage Analysis

	Ρ	Presence
	С	Correctness
Structural (Devices)	0	Orientation
(Devices)	L	Live
	Α	Alignment
	S	Shorts
Structural (Connections)	0	Opens
(Connections)	Q	Quality
Functional	F	Feature
(Devices &	Α	At-Speed
Connections)	Μ	Measurement



Exact Coverage is Still Unknown!

		-
Ρ	Presence	
С	Correctness	e
0	Orientation	
L	Live	
Α	Alignment	
S	Shorts	
0	Opens	
Q	Quality	Some r
F	Feature	non-qu the tes
Α	At-Speed	is diffic
Μ	Measurement	
	C O L A S O Q F A	 C Correctness O Orientation L Live A Alignment S Shorts O Opens Q Quality F Feature A At-Speed



Some metrics are non-quantitative => the test effectiveness is difficult to measure!



Presentation Outline


- No Failure Found problem
- Embedded Instrumentation
- EU funded FP7 project BASTION
- Conclusions
- Extra: Ageing Failure Resilience with P1687

Focus Targets of FP7 BASTION

- The 2012 ITRS lists **ageing** (NBTI, PBTI, HCI, etc.) in semiconductor devices as one of the few most difficult challenges of process integration that affects reliability.
- NFF is being increasingly reported by industry and according to Accenture Report, in 2008 in US, around 70% of all product returns were characterized as NFF. Cost-wise (including returns processing, scrap and liquidation), NFF amounted up to 50% of 13.8 billion USD (10.5 billion EUR) returns and repairs cost in US.



FP7 BASTION: Research Targets & Expected Outcomes



22 A. Jutman,

FP7 BASTION Consortium Composition

Project results exploitation value chain



Presentation Outline

- No Failure Found problem
- Embedded Instrumentation
- EU funded FP7 project BASTION
- Conclusions
- Extra: Ageing Failure Resilience with P1687



- Growing importance of instrument concept in test application
- On-board FPGA can become an efficient embedded tester
- Systematic embedded instrumentation framework provides a scalable automated test solution
- The novel technology provides:

- Significant speed-up in test application time
 Improved test quality
- A. Jutman, Nordic Test Forum, Tallinn, Nov 27, 2013




nee

Presentation Outline

- No Failure Found problem
- Embedded Instrumentation
- EU funded FP7 project BASTION
- Conclusions
- Extra: Ageing Failure Resilience with P1687

Failure Rates vs. Lifetime





Fault Management: Going Beyond the Correction

Foult	Fault Detection	
Tolerance	Data Recovery/ Rollback	
Foult	Fault Diagnosis/ Classification	
Fault Manage- ment	Statistics Collection Core/Module	
	Isolation	
Resource Health Map (for Resource Management		
	Fault Manage- ment Res	

□ System health map is maintained

Requirements for an Efficient FM System

- Has to be **simple** and reliable
- Independent from normal system functionality
- Has to be operational when system itself is not functioning properly
- Non-intrusive during normal operation
- Scalable and systematic
- Provide **immediate reaction** on errors
- Provide rollback and recovery (task rescheduling)
- Diagnose and classify faults as a background process
- Maintain system health information



Why IEEE P1687 ?

IEEE P1687 - Standard for Access and Control of Instrumentation Embedded within a Semiconductor Device


STANDARD

AUTOMATION





IEEE P1687/IJTAG Infrastructure








- Integrate all DFR structures into a single service infrastructure
- Provide seamless integration possibility for IP cores from different vendors
- Fault Management infrastructure should be independent from the rest
- Take benefit of embedded instruments and corresponded standard IEEE P1687




Fault Management Infrastructure



ww.testonica.com

Logarithmic Scaling of the Latency





FP7 BASTION: Summary of Topics

- No Failure Found and Test Coverage Metrics
- IEEE P1687 assisted Fault Management against Ageing Faults
- Reuse of embedded instrumentation at the system/board level
- Instrument-assisted functional test

