
Differences between IEEE P1687 and 1149.1-2013

Al CrouchJennifer DworakChief TechnologistSouthern MethodistASSET InterTech, Inc.Unversity

Is there a Fight Brewing? There is a perception that there are a number of

- IEEE Test Standards that overlap significantly
 - Is this true?
 - How did it happen?
 - Is this a problem?



So which standards are involved?


- 1149.1 was the original Test Standard
 - Started because of the surface mount packages (leads not accessible with probes)
 - Logic included in chips to assist with *board test* ____
- 1500 was created when *portable cores* became popular How to include boundary scan and groups of test instructions per core How to include several core within a single chip that is only supposed to have one
- - 1149.1 TAP and TAP Controller
- P1687 was created when *embedded instruments* became popular
 - How to increase the number of embedded items accessed
 - How to create access networks that allow engineering tradeoffs

Most have IP and embedded instruments

Most have high speed I/O with protocol and tuning

> Chip may be an FPGA, ASIC, SOC, or Proc.

Common Practice: use of JTAG to access embedded instruments



What are Embedded Instruments?

- Test
 - Scan, Scan Compression, MBIST, LBIST, PLL-BIST, etc...
- Debug
 - Trace, Capture Buffers, Assertions, etc...
- Monitor
 - Voltage, Temperature, Frequency, etc...
- Functional Configuration PLL settings, Power Modes, Bus Configurations, etc...

5

What is the Context?

- 1149.1 historically is perceived as being inefficient for scalability
 - Does not easily accommodate design tradeoffs
 - Number of instructions grows linearly with instruments for "one-at-a-time"; exponentially with "all possible configurations"
 - TAP Controller becomes the "routing clog" if all instruction decode is within the TAP _____ Controller
- 1500 provides a method to place the TDR's and Instructions locally with complex embedded cores
 - Had a separable interface (replaced TMS with Shift/Capt/Upd/Rst) Can place instruction decode local to Core – but instruction selection ambiguity Observed all 1149.1 Rules (with exception of Transfer) – separation of Data/Instruction

 - Created a new description language (CTL) & vector language (STIL) ____ _

What is the Context?

- 1149.1 historically is perceived as being inefficient for scalability
 - Does not easily accommodate design tradeoffs
 - Number of instructions grows linearly with instruments for "one-at-a-time"; exponentially with "all possible configurations"
 - TAP Controller becomes the "routing clog" if all instruction decode is within the TAP Controller
- P1687 provides a method to place the TDR's and Instructions locally with embedded instruments
 - Created a new description language (ICL) & vector language (PDL)
 - Has a separable interface (replaces TMS with Shift/Capt/Upd/Rst)
 - Can place decode local to instrument change TDR length with DR-scans
 - Violates 1149.1 Rules separation of Data/Instruction, fixed length TDRs

age (PDL) Upd/Rst) th with DR-scans xed length TDRs

What is the Controversy?

- During the development of P1687 which has gone on longer than expected...
- 1149.1 opened their Standard and started updating their capability to include the ability to handle the boundary scan ring crossing low power domains...
- ...and members of 1149.1 attended P1687 meetings...
- ...and 1149.1 finished their update first including many capabilities that P1687 was trying to standardize...
- ...so 1149.1-2013 now seems to be more about IC Test...

Is this true?

- 1149.1-2013 Camp says:
 - We can now do everything that P1687 plans to do...
 - We had PDL first and P1687 does not align...

- P1687 Camp says:
 - This is not true there are still advantages to P1687
 - And since 1149.1 is different from P1687, PDL is different

587 plans to do... ot align...

antages to P1687 P1687, PDL is different

What is the history of P1687?

- Current Effort: Access to embedded instruments through the JTAG TAP – we call it 1687.0
- IEEE Proposed Standard development since 2005
 - To deal with Embedded Instruments
 - Make Access more efficient (scheduling, concurrence)
 - Unify multiple Access Mechanisms under a Standard
 - Incorporate some Legacy Mechanisms
 - Reduce IC Test impact on 1149.1 Board Test Architecture

g, concurrence) der a Standard

What P1687 is NOT?

- P1687 is NOT a highly-restricted specified-method of access identified cells, fixed-length TDRs, defined standardized instructions with fixed functions
- P1687 is not (just) JTAG on the inside of the chip
 - Designed to allow tradeoffs for designers
 - Minimize area (cells/gates), routing (data, control)
 - Adjust access time, scan length, operation frequency
 - Adjust power consumption, activity level
 - Return 1149.1 to its board test purpose

Comment #1 (from one who was there)

- Original idea in 2005 at start of P1687 was to combat the growing IC Test/Debug Embedded Instrument impact on Board Test Purpose of 1149.1:
 - Keep IR short (as opposed to hundreds to thousands of instructions or long one-hot bit IRs)
 goal was to add 1 P1687 Instruction to standard set
 - Keep BSDL to need only Board Test material (as opposed to including the IC Test/Debug TDRs, Instructions, Comments, etc. in BSDL – that is why a separate ICL/PDL)
 - Enable the IC Test/Debug portion to handle flexibility, tradeoffs, scheduling, and more "IC usage" efficiency and to engender portable IP by having IP Vectors
 - At the time, it was felt that the embedded IC Test/Debug instruments were items that were "don't cares" to the Board Test community


Comment #2

- The opening of 1149.1-2001 to add new capabilities undermined these P1687 goals:
 - The Perception by many was that 1149.1 was predominantly for Board Test
 - The Perception was that SVF was the defacto Vector language associated with 1149.1
 - The new Perception of 1149.1-2013 is that it is more for IC Test/Debug and less for Board Test – and Board Test simplicity has been sacrificed
 - The new Perception of 1149.1-2013 is that they only needed a small portion of PDL for Init-Sequence – but added a significant amount of PDL to migrate towards the IC Test/Debug goal

So, what do these different access choices look like?


IEEE 1149.1 – Controller/Wrapper for Chips

• Instructions select registers and are used for scheduling




IEEE 1500 Wrapper for Cores


• Instructions select registers and are used for scheduling



1149.1/1500 has some Issues




1149.1/1500 has Issues




Example of Instruction Lottery Math


• Example of 3 Instruments




Scheduling just 6 instruments out of 50


Physical Impact of Centralized Instructions








Physical Impact of Distributed Instructions




Nordic Test Forum

IEEE P1687 -vs- 1149.1/1500 Scan Paths




The 1149.1 Operation Sequence Generator


- Legal Sequences: those allowed by the compliant 1149.1 TAP FSM
- Normal Event Order: a ScanDR
 [Operation = Capture-Shift-Update]
 [Zero-Bit-Scan = Capture-E1-Update]
- 2. All State Changes on Rising-TCK & TMS
- 3. Five 1's on TMS goes to TLR from anywhere in the State Machine
- 4. All "Inputs and Samples" on Rising-TCK
- 5. All "Outputs and Updates" on Falling-TCK



The 1149.1 Operation Sequence Generator


- Legal Sequences: those allowed by the compliant 1149.1 TAP FSM
- Normal Event Order: a ScanDR
 [Operation = Capture-Shift-Update]
 [Zero-Bit-Scan = Capture-E1-Update]
- 2. All State Changes on Rising-TCK & TMS
- 3. Five 1's on TMS goes to TLR from anywhere in the State Machine
- 4. All "Inputs and Samples" on Rising-TCK
- 5. All "Outputs and Updates" on Falling-TCK







Like IEEE 1500 – the separable interface can be operated directly by ATE or other controllers ATE sequence shown above with deny-capture/deny-update allowed


So, let's talk about P1687 in the context of embedded instruments...








One way to Access an Embedded Instrument




Both 1149.1-2013 and P1687 may access the embedded instrument with a TDR. Nord


Other Access to an Embedded Instrument




Other Access to an Embedded Instrument



1687 Network with Instruments





1687 Network with Instruments & Controller




The ICL and PDL portion of 1687

- P1687 is not just about the Architecture
 - Any 1149.1 or 1500 architectures are also legal 1687
 - Purpose is to "ReTarget Instrument Vectors"
- What makes P1687 unique is the documentation - ICL to describe complex, tradeoff-driven, 1687 networks that may include variable-length scan paths
 - PDL to describe vectors or procedures associated with the instrument (making the instrument portable)








The Embedded TAP Controller

- P1687 allows and describes how to use an embedded TAP (eTAP) and TAP Controller (eTAPC)
 - This allows multiple TAPs embedded within a device (which is normal to many designs using IP Cores)
 - ICL describes the use and gating of the eTMS signal
- 1149.1 still mandates that there is only one TAP and TAP Controller
 - It does not teach how to embed multiple TAPs and TAP Controllers

eTAP Architectures eTCK eTMS eTAP1 eTDI eTDO eTAP1 ТСК TMS Primary TDI TAP TDO AccessLink1 AccessLink2 eTCK eTMS eTAP2 eTDI eTDO eTAP2 eTCK TDR Config eTMS AccessLink2 eTAP1



eTAP from Config Register

eTAP2

The Separable Interface

- Both P1687 and 1500 use a Separable Interface
 - The interface is made of signals ShiftEn, CaptureEn, UpdateEn, Reset, TCK, TDI, TDO and Select (or SelectWIR in 1500's case)
 - TMS and the FSM are replaced with ShiftEn, CaptureEn, UpdateEn
 - This separable interface allows direct operation (for example by ATE) and some new 2.5D and 3D memory designs have these interfaces at the chip level
 - For P1687, this separable interface allows (but is not taught in the P1687.0 standard) alternate controllers to be designed and used (for example, a SPI, I2C, or Memory Mapped Bus P1687.x?)

Do 1149.1 and P1687 use the same PDL

- 1149.1 can use some of the same PDL commands
- 1149.1 must deal with the IR and Controller
- 1149.1 has a restricted, specific, operation
- P1687 is just about the Instrument and...
- P1687 is about the configuration of the Scan Path
- P1687 is about local control (scan config, local reset, deny-capture, deny-update)

- DL commands ontroller eration
- and... the Scan Path onfig, local reset,

PDL Comparison

	P1687 PDL Command	15 P1687 Shared Command Comments	3]	iProc	A PDL procedure.
P#	P1687 Unique Command	5 Unique P1687 Commands			Identify the module in the ICL
J#	1149.1 PDL Command	15 1149.1 Shared Command Comments			with which subsequent iProcs are
p #	1149.1 Unique Command	12 Unique 1149.1 Commands	13P	iProcsForModule	associated
					Identify the object or instance
	Level-0 PDL				with which the following PDL iPro
		All PDL procedures must be defined	23	iProcGroup	procedures are associated.
		before they are called. Include a			Use namespace for subsequent
		PDL file containing procedure definitions, which is read as if		iUseProcNameSpace	iCalls
0.1	iSource	the contents are inline.	15P	iCall	Invoke a PDL procedure
0]	iPDLLevel	Identify PDL flavor			Transfer execution to a PDL
IP	INDITEASI	Identify PDL level and version for			procedure associated with the object associated with the named
		all of the following procedures in			or current instance; or associated
11	iPDLLevel	a file.	121	iCall	directly with the instance.
2P	iPrefix	Specify hierarchical prefix		iNote	Send text to runtime
28	TLICITY	Specify (partial) hierarchy for	10P	INOCE	Creates a tool identifiable
71	iPrefix	registers.			comment intended to pass either
3P	iReset	Reset the network			detailed annotation information to
4P	iRead	Oueue data to be read			the output vectors (-comment) or
٩r	Inouu	Queue data to be compared with what			execution status information to
91	iRead	is read.	23J	iNote	the system (-status).
5P	iWrite	Queue data to be written			Allow merging (concurrent
8J	iWrite	Queue data to be written.	17P	iMerge	evaluation) of iCalls
6P	iScan	Queue data to be scanned			Provides guidance on where tools
0.		Queue data for "black box" register			can optimize multiple PDL
11]	iScan	or segment.	19J	iMerge	procedures.
		Indicate the capture, update, and			Disallow other merge threads from
		broadcast behavior to be imposed on	18P	iTake	modifying a model resource
7P	iOverrideScanInterface	a list of scan interfaces			Tag an object to be 'in-use' to
8P	iApply	Execute queued operations			provide guidance where tools can
10J	iApply	Execute queued operations.	20J	iTake	optimize PDL.
9P	iClock	Define the system clock			Re-allow other merge threads to
53	iClock	Define the system clock.	19P	iRelease	modify a model resource
		Override definition of system clock			Release an object from 'in-use' to
10P	iClockOverride	when it is generated on-chip		1	provide guidance where tools can
6J	iClockOverride	Define on-chip clock multipliers.	21J	iRelease	optimize PDL.
11P	iRunLoop	Issue a number of clocks		i Chata	Document the current state of the
		Issue a number of clocks or wait an	20P	iState	network
133	iRunLoop	absolute time.	\backslash		
12P	iProc	Wrapper for a PDL procedure			/

е roc

ed ted


	Select instruction for a register
4J iSetInstruction	accessed by multiple instructions.
	Mark the beginning of a conditiona
14J iLoop	loop.
	Loop until any iApply -nofail in
	the loop meets the specified
	condition or the maximum loop coun
15J iUntil	is reached.
	Execute commands based on last
16J ifTrue	iApply —nofail.
	Execute commands based on last
17J ifFalse	iApply —nofail.
18J ifEnd	End of conditional execution.
	Set the status to "FAIL"; stop the
	test if the -quit parameter is
22J iSetFail	specified, and output the <text>.</text>
	Assert or de-assert the TAP TRST*
	pin, and remain in TLR state after
	TRST* is off. Only executed at the
	top level of the current unit unde
24J ITRST	test.
	Enter TLR state via TMS. Only
	executed at the top level of the
25J iTMSreset	current unit under test.
26J iTMSidle	Enter RTI state via TMS.

All Red and Blue commands are shared by both Standards

PDL Comparison: JTAG Unique

P#	P1687 PDL Command	15 P1687 Shared Command Comments
P#/	P1687 Unique Command	5 Unique P1687 Commands
J#	1149.1 PDL Command	15 1149.1 Shared Command Comments
0 #	1149.1 Unique Command	12 Unique 1149.1 Commands
	-	-
	Level-0 PDL	
		All PDL procedures must be defined
		before they are called. Include a
(PDL file containing procedure
		definitions, which is read as if
0J	isource	the contents are inline.
1P	iPDLLevel	Identify PDL flavor
		Identify PDL level and version for
		all of the following procedures in
	iPDLLevel	a file.
2P	iPrefix	Specify hierarchical prefix
		Specify (partial) hierarchy for
73	iPrefix	registers.
0.	iReset	Reset the network
4P	iRead	Queue data to be read
		Queue data to be compared with what
93	iRead	is read.
	iWrite	Queue data to be written
	iWrite	Queue data to be written.
6P	iScan	Queue data to be scanned
		Queue data for "black box" register
11J	iScan	or segment.
		Indicate the capture, update, and
	iOverrideScanInterface	broadcast behavior to be imposed on a list of scan interfaces
7P		
	iApply	Execute queued operations
	iApply	Execute queued operations.
	iClock	Define the system clock
5J	iClock	Define the system clock.
100	i Clack Ottorrido	Override definition of system clock
	iClockOverride iClockOverride	when it is generated on-chip
		Define on-chip clock multipliers.
11P	iRunLoop	Issue a number of clocks
1.91	iRunLoop	Issue a number of clocks or wait an absolute time.
	iProc	Wrapper for a PDL procedure
120	TLIDC	wrapper for a FDE procedure

3]	iProc	A PDL procedure.
		Identify the module in the ICL
		with which subsequent iProcs are
13P	iProcsForModule	associated
		Identify the object or instance
		with which the following PDL iPr
<u>2</u>]	iProcGroup	procedures are associated.
		Use namespace for subsequent
14P	iUseProcNameSpace	iCalls
	iCall	Invoke a PDL procedure
		Transfer execution to a PDL
		procedure associated with the
		object associated with the named
		or current instance; or associat
121	iCall	directly with the instance.
	iNote	Send text to runtime
101	11000	Creates a tool identifiable
		comment intended to pass either
		detailed annotation information
		the output vectors (-comment) or
		execution status information to
221	iNote	the system (-status).
233	INOLE	Allow merging (concurrent
170	iMerge	evaluation) of iCalls
178	IMerge	
		Provides guidance on where tools
	Manana	can optimize multiple PDL
19J	iMerge	procedures.
		Disallow other merge threads fro
18P	iTake	modifying a model resource
		Tag an object to be 'in-use' to
		provide guidance where tools car
20J	iTake	optimize PDL.
		Re-allow other merge threads to
19P	iRelease	modify a model resource
		Release an object from 'in-use'
		provide guidance where tools car
21J	iRelease	optimize PDL.
		Document the current state of th
20P	iState	network



PDL Comparison: IJTAG Unique

P#	P1687 PDL Command	15 P1687 Shared Command Comments
P#/	P1687 Unique Command	5 Unique P1687 Commands
נ#	1149.1 PDL Command	15 1149.1 Shared Command Comments
0 #	1149.1 Unique Command	12 Unique 1149.1 Commands
	Level-0 PDL	
		All PDL procedures must be defined before they are called. Include a PDL file containing procedure definitions, which is read as if
03	iSource	the contents are inline.
1P	iPDLLevel	Identify PDL flavor
		Identify PDL level and version for all of the following procedures in
1J	iPDLLevel	a file.
2P	iPrefix	Specify hierarchical prefix
		Specify (partial) hierarchy for
7]	iPrefix	registers.
ЗP	iReset	Reset the network
4P	iRead	
01	iRead	Queue data to be compared with what is read.
9J 5P	iWrite	Queue data to be written
	iWrite	Queue data to be written.
	iScan	Queue data to be scanned
UF	ibean	Queue data for "black box" register
111	iScan	or segment.
115		Indicate the capture, update, and
6		broadcast behavior to be imposed on
7P	10verrideScanInterface	a list of scan interfaces
8P	iApply	Execute queued operations
10J	iApply	Execute queued operations.
9P	iClock	Define the system clock
5J	iClock	Define the system clock.
		Override definition of system clock
	iClockOverride	when it is generated on-chip
	iClockOverride	Define on-chip clock multipliers.
11P	iRunLoop	Issue a number of clocks
		Issue a number of clocks or wait an
	iRunLoop	absolute time.
12P	iProc	Wrapper for a PDL procedure

3	iProc	A PDL procedure.
		Identify the module in the ICL
		with which subsequent iProcs are
30	iProcsForModule	associated
		Identify the object of instance
		with which the following PDL iProc
J	iProcGroup	procedures are associated.
	I.	Use namespace for subsequent
4P	iUseProcNameSpace	iCalls
	iCall	Invoke a PDL procedure
JP	ICall	Transfer execution to a PDL
		procedure associated with the
		object associated with the named
	10-11	or current instance; or associated
	iCall	directly with the instance.
6P	iNote	Send text to runtime
		Creates a tool identifiable
		comment intended to pass either
		detailed annotation information to
		the output vectors (-comment) or
		execution status information to
3J	iNote	the system (-status).
		Allow merging (concurrent
7P	iMerge	evaluation) of iCalls
		Provides guidance on where tools
		can optimize multiple PDL
9J	iMerge	procedures.
	5	Disallow other merge threads from
8P	iTake	modifying a model resource
0.		Tag an object to be 'in-use' to
		provide guidance where tools can
01	iTake	optimize PDL.
05	TIAKE	Re-allow other merge threads to
~ -	iRelease	
9P	TVETEQ26	modify a model resource
		Release an object from 'in-use' to
		provide guidance where tools can
1J	iRelease	optimize PDL.
		Document the current state of the
0P	iState	network

4] /	iSetInstruction	Select instruction for a register accessed by multiple instructions.
4)	isetinstruction	Mark the beginning of a conditional
14)	iLoop	loop.
		Loop until any iApply -nofail in the loop meets the specified condition or the maximum loop count
15J	iUntil	is reached.
		Execute commands based on last
16J	ifTrue	iApply — nofail.
		Execute commands based on last
17J	ifFalse	iApply — nofail.
18J	ifEnd	End of conditional execution.
		Set the status to "FAIL"; stop the test if the -quit parameter is
22J	iSetFail	specified, and output the <text>. Assert or de-assert the TAP TRST* pin, and remain in TLR state after TRST* is off. Only executed at the top level of the current unit under</text>
24J	itrst	test.
		Enter TLR state via TMS. Only executed at the top level of the
25J	iTMSreset	current unit under test.
26J	iTMSidle	Enter RTI state via TMS.

High-level PDL comparison

Criterion	IEEE P1687
# of PDL-0 commands	20
# of PDL-1 commands	4
PDL-0 command types	2: Setup Action

Remaining slides in this section drawn from Annex D in IEEE P1687, by Alan Bair


IEEE 1149.1-2013

27

2

7: **Procedure definition** Test setup Test execution Flow control Optimization Miscellaneous Low-level

Unique PDL-0 commands: IEEE 1149.1-2013



* These 5 commands provide functionality in 1149.1-2013 PDL-0 which is NOT available in P1687 PDL-0, which chose to use Tcl flow control via PDL-1. Otherwise, no major incompatibilities.

Comment

Functions like a C #include to allow nested PDL.

Does not apply to P1687, since it is related to BSDL.


Conditional control for PDL execution. iSetFail is a P1687 Level-

1 command.

Performs direct control of TAP reset and state; a related P1687 command is iReset.

Performs a similar function to the P1687 iProcsForModule, but against BSDL constructs.

Unique PDL-0 commands: IEEE P1687



There are no major incompatibilities here.

Comment

Does not apply to 1149.1, related to ICL namespaces.

Broad based ICL network reset. Similar 1149.1 commands are iTRST, iTMSreset.

Performs a similar function to the 1149.1 iProcGroup, but against ICL constructs.

So, is this a Problem?

- No each is applied in context
 - 1149.1-2013 is used when JTAG is needed
 - P1687 is used when the AccessLink is active
 - So, jPDL and iPDL can be treated as two different languages
- The problem is vector delivery with instruments
 - Will instruments be delivered with jPDL, iPDL, or STIL?
 - Will portable network sections be delivered with BSDL, ICL, or **CTI**?

Summary and Conclusions

- P1687 and 1149.1 are different
- 1149.1-2013 has the controller
 - Still Instruction based
 - Still focused on the TDR (not the instrument)
 - Still focused on describing instruction features (i.e. Extest, RunBIST, HighZ, etc.)
- P1687 has the network
 - Focused on tradeoff driven network
 - Focused on instrument and instrument vectors
 - Purpose is to enable automated retargeting of vectors

Summary and Conclusions

- The key differences between the two standards
 - 1149.1 is still based on Instructions using the new persistence controller to schedule multiple instruments is perceived as being inefficient
 - 1149.1 has the controller, which is needed for both 1500 and P1687 so 1149.1 PDL that operates the controller is unique to 1149.1
 - 1149.1 PDL is focused on the TDR, not the instrument and the purpose of 1149.1 is more about selecting "instructions" than in retargeting vectors
 - P1687 allows data to configure the network which is good for scheduling, concurrence, and instrument management
 - P1687 also allows multiple TAPs (embedded)
 - P1687/1500 has a separable interface, and so allows direct operation or alternate controllers to access embedded instruments
 - P1687 PDL is focused on the embedded instrument and on documenting how to configure, operate, and use the instrument – which makes instruments portable